direkt zum Inhalt springen

direkt zum Hauptnavigationsmenü

Sie sind hier

TU Berlin

Inhalt des Dokuments

Marcel Runge, M.Sc.

Lupe

Wissenschaftlicher Mitarbeiter

Kontakt
Telefon: +49 30 314-22003
Raum: EN420
E-Mail:


Lectures

Vita
Marcel Runge received the B.Sc. in 2012 and the M.Sc. in 2015 from the Leibniz Universität Hannover, Germany both in electrical engineering and information technology. During a one-year internship at the Silicon Valley, USA based startup Aquantia Corp, he contributed to the high speed TX Digital-to-Analog-Converter design for 10GBase-T data communication in 28nm. While working on his Masters thesis at the company KLA-Tencor, USA, he developed a deep understanding of CCD sensor-readout architectures to maximize the signal-to-noise ratio. Currently, he is working towards the Ph.D. degree at MSC chair.

Research Interests
  • Ultra linear (>90 dB SFDR), low power continuous-time sigma delta modulators (CTSDM) with moderate bandwidths (10-50MHz)
  • Background on-chip calibration routines with focus on low hardware costs
  • RF digitization
  • Software-defined radio receivers
Supervised Bachelor/ Master Theses
  • Analysis of Process Induced Temperature Inversion in 28nm CMOS
  • A High-Speed SAR ADC Logic in 28nm CMOS
  • A gm-C Filter Design for Continuous-Time Sigma-Delta ADC in 28nm CMOS

    Publications

    E. Wittenhagen and M. Runge and N. Lotfi and H. Ghafarian and Y. Tian and F. Gerfers (2021). Advanced Mixed Signal Concepts Exploiting the Strong Body-Bias Effect in CMOS 22FDX®. IEEE Transactions on Circuits and Systems I: Regular Papers, 57-66.


    E. Wittenhagen and M. Runge and W. Keusgen and F. Gerfers (2020). A Sub-Sampling Beam-Forming Summation Track and Hold for Software Defined Radio. International Symposium on Circuits and Systems (ISCAS). IEEE.


    F. Gerfers and N. Lotfi and E. Wittenhagen and H. Ghafarian and Y. Tian and M. Runge (2019). Body Biasing Techniques in CMOS FD-SOI for Mixed-Signal and RF Designs. International Conference on Electronics Circuits and Systems (ICECS). IEEE.


    M. Runge and F. Gerfers (2019). A 44fs RMS Jitter 6GHz Limiting Amplifier in 22nm CMOS FDSOI. 12th German Microwave Conference 2019. IEEE.


    N. Lotfi and P. Lehmann Ibáñez and M. Runge and F. Gerfers (2019). A Single-Channel 18.5 GS/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FD-SOI. IEEE International Symposium on Circuits and Systems (ISCAS). IEEE.


    M. Runge and N. Lotfi and F. Gerfers (2019). Optimized Zero Placement Within Noise Coupling Transfer Functions for Oversampled ADCs. IEEE Int. Symp. on Circuits and Systems (ISCAS). IEEE.


    M. Runge and S. Linnhoff and F. Gerfers (2018). A Temperature and Process Corner Insensitive Design Method for Digital Circuits in 40nm CMOS. IEEE Int. Midwest Symp. on Circuits and Systems (MWSCAS). IEEE.


    M. Runge and D. Schmock and P. Scholz and G. Boeck and F. Gerfers (2018). A 0.02-mm2 9-bit 100-MS/s Charge-Injection Cell Based SAR-ADC in 65-nm LP CMOS. ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC). IEEE, 26-29.


    N. Lotfi and M. Runge and F. Gerfers (2018). A MDAC Common-Mode Shifting Technique enabling Power Consumption Reduction in Pipeline ADCs. IEEE Int. Midwest Symp. on Circuits and Systems (MWSCAS). IEEE.


    M. Runge and F. Gerfers (2018). Correlation Based Time-Variant DAC Error Estimation in Continuous-Time ΣΔ ADCs With Pseudo Random Noise. IEEE Int. Symp. on Circuits and Systems (ISCAS). IEEE, 1-5.


    M. Runge and D. Schmock and F. Gerfers (2017). Noise and Non-Linearity Analysis of a Charge-Injection-Cell-Based 10-bit 50-MS/s SAR-ADC. IEEE Int. Midwest Symp. on Circuits and Systems (MWSCAS). IEEE, 1025-1028.


    M. Runge and F. Gerfers (2017). A Digital Compensation Method Canceling Static and Non-Linear Time-Variant Feedback DAC Errors in ΣΔ Analog-to-Digital Converters. IEEE Int. Symp. on Circuits and Systems (ISCAS). IEEE, 1-4.


    M. Runge and W. Mathis and F. Gerfers (2016). Analysis and Modeling of Low-Noise Optical Sensor Readout Architectures. Analog Workshop 2016, Leibniz Universität Hannover


    Zusatzinformationen / Extras

    Quick Access:

    Schnellnavigation zur Seite über Nummerneingabe

    Auxiliary Functions

    This site uses Matomo for anonymized webanalysis. Visit Data Privacy for more information and opt-out options.

    Head of Chair

    Prof. Friedel Gerfers
    Phone: +49 30 314-78181
    Room: EN 423

    Consultation hours:
    by appointment only

    Secretary's office Imke Weitkamp
    Phone: +49 30 314-78180
    Room: EN 417

    Consultation hours:
    Mo / Mi / Do: 14 - 16 Uhr
    Di: 10 - 13 Uhr

    Postal Address

    Technische Universität Berlin
    FG Mixed Signal Circuit Design
    Sekr. EN 4
    Einsteinufer 17

    10587 Berlin
    Germany